

Abstract of the Disclosure

The present invention provides a register controlled delay locked loop (DLL) using an internal clock
5 synchronized with an external clock as a delay monitoring clock source and a comparison standard clock source. The inventive register controlled DLL includes a first delay line; a second delay line; a delay model; a phase comparison means; a shift register control means; a master
10 shift register; and a slave shift register.